Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A VLSI Macrocell Implementation for Digital Neural Nets


    Contributors:

    Conference:

    International symposium on signal processing, robotics and neural networks, SPRANN '94 ; 1994 ; Lille; France



    Publication date :

    1994-01-01


    Size :

    5 pages



    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    CMOS VLSI implementation of a digital logarithmic multiplier

    Ramaswamy, S. / Siferd, R.E. | IEEE | 1996


    Macrocell–femtocell resource allocation via hybrid optimization algorithm

    Mohite, Shailaja Sanjay / Kolekar, Uttam D. | Emerald Group Publishing | 2022


    Optimization of Digital Filter Structures for VLSI Implementation

    Saromaeki, T. / Ritoniemi, T. | British Library Online Contents | 1993


    Teletraffic performance of highway microcells with overlay macrocell

    El-Dolil, S.A. / Wai-Choong Wong / Steele, R. | Tema Archive | 1989


    CMOS VLSI Implementation of a Digital Logarithmic Multiplier

    Ramaswamy, S. / Siferd, R. E. / IEEE; Dayton Section et al. | British Library Conference Proceedings | 1996