Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A Provably Correct Design of a Fault-Tolerant Clock Synchronization Circuit


    Contributors:

    Conference:

    Conferences; 11th, Digital avionics systems ; 1992 ; Seattle; WA



    Publication date :

    1992-01-01


    Size :

    6 pages


    Remarks:

    IEEE cat no 92CH3212-8



    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English




    A provably correct design of a fault-tolerant clock synchronization circuit

    Miner, P.S. / Padilla, P.A. / Torres, W. | IEEE | 1992


    Fault-Tolerant Clock Synchronization Validation Methodology

    Ricky W Butler / Daniel L Palumbo / Sally C Johnson | NTRS | 1987


    Fault-tolerant clock synchronization validation methodology

    BUTLER, RICKY W. / PALUMBO, DANIEL L. / JOHNSON, SALLY C. | AIAA | 1987



    Fault-Tolerant Clock Synchronization for Safety-Critical Applications

    Lee, D. / Allan, J. / Society of Automotive Engineers | British Library Conference Proceedings | 2004