Verification of System Architectures Using Modal Logics and Formal Model Checking Techniques
4th, Conference on systems engineering research ; 2006 ; Los Angeles, Calif
2006-01-01
2.2.1
Held on CD-ROM.; Shelved in Conference Index
Conference paper
English
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Formal verification of layered sensing architectures
IEEE | 2010
|Formal Verification for Fault-Tolerant Architectures/PVS Design
British Library Conference Proceedings | 1995
|SAE Technical Papers | 2023
|