Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    System-Level Design Framework for Insertion-Loss-Minimized Optical Network-on-Chip Router Architectures


    Contributors:
    Jae, H.L. (author) / Jae-Chern, Y. (author) / Tae, H.H. (author)

    Published in:

    JOURNAL OF LIGHTWAVE TECHNOLOGY ; 32 , 18 ; 3161-3174


    Publication date :

    2014-01-01


    Size :

    14 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    English


    Classification :

    DDC:    621.3692



    ROUTER AND SYSTEM ON CHIP

    GUO XIN / XU DU / ZHU QIANG | European Patent Office | 2022

    Free access


    A Generic Optical Router Design for Photonic Network-on-Chips

    Tan, X. / Yang, M. / Zhang, L. et al. | British Library Online Contents | 2012



    Design of an Optical Interconnection Network for Terabit IP Router

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1998