A single chip 2 Gbit/s clock recovery subsystem for digital communications
Digital Avionics Systems Conference ; 1988 ; San Jose , CA , U.S.A.
1988-01-01
Conference paper
Electronic Resource
English
Fast Clock Recovery for Digital Communications
NTRS | 1985
|CLOCK MONITORING SUBSYSTEM FOR SYSTEM-ON-CHIP SUPPORTING DYNAMIC CLOCK SCALING AND CLOCK GATING
European Patent Office | 2025
|8 x 2.5-Gbit/s frame clock recovery using an optoelectronic oscillator [4225-10]
British Library Conference Proceedings | 2000
|