Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A single chip 2 Gbit/s clock recovery subsystem for digital communications


    Contributors:

    Conference:

    Digital Avionics Systems Conference ; 1988 ; San Jose , CA , U.S.A.



    Publication date :

    1988-01-01



    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English





    CLOCK MONITORING SUBSYSTEM FOR SYSTEM-ON-CHIP SUPPORTING DYNAMIC CLOCK SCALING AND CLOCK GATING

    BHAT VANAMALI / PHADKE AMOD / DENA SINA et al. | European Patent Office | 2025

    Free access


    8 x 2.5-Gbit/s frame clock recovery using an optoelectronic oscillator [4225-10]

    Huo, L. / Chang, G. / Li, Y. et al. | British Library Conference Proceedings | 2000