It is necessary to insert a switching delay time in pulse width modulation(PWM) voltage-fed inverters to avoid the short through of phase bridge. This causes well known dead time effect which distorts the output voltage and current. This paper puts forward a new three-level dead-time compensation method, which compensates dead time, turn on and off delay and forward voltage drop. A three-level inverter hardware platform was built based on FPGA and DSP, and the relevant experiment has been done on the 30kW three-phase induction motor. Experimental results verified the feasibility and correctness of the algorithm.
A novel dead-time compensation strategy of three-level inverter
2014-08-01
1347643 byte
Conference paper
Electronic Resource
English
Analysis and accurate compensation of dead-time for three-phase DC/AC inverter
British Library Online Contents | 2009
|Inverter Dead-Time Compensation up to the Field Weakening Region with Respect to Low Sampling Rates
British Library Conference Proceedings | 2012
|Inverter Dead-Time Compensation up to the Field Weakening Region with Respect to Low Sampling Rates
SAE Technical Papers | 2012
|