The Maestro processor is a 49-core many-core processor for space based on the TILE64 architecture and implemented in rad-hard-by-design technology by Boeing. In this paper we discuss the programming models for Maestro, the implications of the programming model on fault tolerance and flight software, and the software development tools that have been developed for Maestro. The software described here is experimental development software that allows application and algorithm evaluation on the architecture, but we believe this software can be used as the basis for flight software. The software includes libraries, performance analysis and optimization tools, and compilers. While this work was done on the Maestro chip, the principles discussed can be applied to any multi-core or many-core processor.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Programming Models and Development Software for a Space-Based Many-Core Processor


    Contributors:
    Crago, S. P. (author) / Dong-In Kang, (author) / Mikyung Kang, (author) / Kost, R. (author) / Singh, K. (author) / Suh, J. (author) / Walters, J. P. (author)


    Publication date :

    2011-08-01


    Size :

    1052357 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Software-based fault tolerance for the Maestro many-core processor

    Walters, John Paul / Kost, Robert / Singh, Karandeep et al. | IEEE | 2011


    Core N/C Programming Software

    Emerald Group Publishing | 1989


    Many-core computing for space-based stereoscopic imaging

    McCall, Paul / Torres, Gildo / LeGrand, Keith et al. | IEEE | 2013


    Software sustainability in the many-core era

    Thies, Jonas | German Aerospace Center (DLR) | 2016

    Free access

    Programming a Pipelined Image Processor

    Olson, T. J. / Taylor, J. R. / Lockwood, R. J. | British Library Online Contents | 1996