Due to the increasing complexity of Systems-On-Chip (SoC), there is a need for new design methodologies in order to develop designs at higher levels of abstraction, reduce the time to market, enable functional verification and conceptual correctness at early design stages, and simplify the hardware/software partitioning tasks. Recently, there has been a growing interest in using the Unified Modeling Language (UML) together with SystemC for the design of hardware/software systems at high levels of abstraction. In this paper, an approach to translate UML 2.0 notations to the SystemC language is presented. The UML notation is extended to represent SystemC elements through the adaptation of a UML profile for SystemC. An implementation example is given to illustrate the transformation process of UML to SystemC by means of modeling an encryption system based on the Advanced Encryption Standard (AES).


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    High Level System-on-Chip Design using UML and SystemC




    Publication date :

    2007-09-01


    Size :

    351393 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Automotive Electric System Level Design Methodologies with SystemC

    Ishihara, H. / Sugiyama, N. / Rinnai, M. et al. | British Library Conference Proceedings | 2012


    Automotive Electric System Level Design Methodologies with SystemC

    Ishihara, Hideaki / Yamamoto, Hirofumi / Uesugi, Hiroshi et al. | SAE Technical Papers | 2012


    Automotive electric system level design methodologies with SystemC

    Ishihara,H. / Sugiyama,N. / Rinnai,M. et al. | Automotive engineering | 2012


    System level modeling of smart power switches using SystemC-AMS for digital protection concept verification

    Kreuter, H.P. / Kosel, V. / Glavanovics, M. et al. | Tema Archive | 2009