This paper presents a fully integrated millimeter-wave phase-locked loop (PLL) frequency synthesizer fabricated in 130nm BiCMOS technology. It comprises a self-buffered voltage controlled oscillator (VCO) tunable from 29.4 to 33.0 GHz, which corresponds to 11.5% tuning range. The VCO contains a programmable binary weighted varactor bank for phase noise reduction due to configurable low VCO gain. A programmable 4-bit charge pump (CP) was designed in order to compensate for VCO gain variation. It provides fast switching and shows low mismatch between UP and DN currents. The measured phase noise of the PLL is −85 dBc/Hz and −100 dBc/Hz at 150 kHz and 1MHz offset from the carrier, respectively. The circuit draws 60mA from 3.3 V supply. It is demonstrated that the presented chip can be successfully used in FMCW radar applications.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A 30.5 GHz fully integrated frequency synthesizer in SiGe BiCMOS for 61 GHz and 122 GHz radar applications


    Contributors:


    Publication date :

    2017-03-01


    Size :

    3765924 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    SiGe BiCMOS fully differential amplifier for extreme temperature range applications

    Cornett, Kimberly J. / Fu, Guoyuan / Escorcia, Ivonne et al. | IEEE | 2009



    SiGe BiCMOS comparator for extreme environment applications

    Sissons, Benjamin / Mantooth, Alan / Jia Di et al. | IEEE | 2015


    Digital Frequency Synthesizer For Radar Astronomy

    Sadr, Ramin / Satorius, Edgar / Robinett, J. Loris, Jr. et al. | NTRS | 1992


    Noise Behaviour in SiGe BiCMOS Technology

    Regis, M. / Plana, R. / Borgarino, M. et al. | British Library Conference Proceedings | 2000