IP piracy, reverse engineering, and tampering with FPGA based IP is increasing over time. ROPUF based IP obfuscation can provide a feasible solution. In this paper, a novel approach of FPGA IP obfuscation is implemented using Ring Oscillator based Physical Unclonable Function (ROPUF) and random logic gates. This approach provides a lock and key mechanism as well as authentication of FPGA based designs to protect from security threats. Using the Xilinx ISE design tools and ISCAS 89 benchmarks we have designed a secure FPGA based IP protection scheme with an average of 15% area and 10% of power overhead.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    FPGA IP Obfuscation Using Ring Oscillator Physical Unclonable Function


    Contributors:


    Publication date :

    2018-07-01


    Size :

    802356 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Efficient searches of physical unclonable function seed spaces for response-based cryptography

    Lee, Kaitlyn / Donnelly, Brian / Gowanlock, Michael et al. | British Library Conference Proceedings | 2023


    Tamper resistant lock assembly having physical unclonable functions

    MOORE VICTORIA C / SMITH NED M / RAORANE DIGVIJAY A | European Patent Office | 2019

    Free access

    TAMPER RESISTANT LOCK ASSEMBLY HAVING PHYSICAL UNCLONABLE FUNCTIONS

    MOORE VICTORIA C / SMITH NED M / RAORANE DIGVIJAY A | European Patent Office | 2018

    Free access

    A novel hybrid delay based physical unclonable function immune to machine learning attacks

    Pundir, Nitin / Hazari, Noor Ahmad / Amsaad, Fathi et al. | IEEE | 2017