Currently, most microprocessors use multiple cores to increase performance while limiting power usage. Some processors use not just a few cores, but tens of cores or even 100 cores. One such many-core microprocessor is the Maestro processor, which is based on Tilera's TILE64 processor. The Maestro chip is a 49-core, general-purpose, radiation-hardened processor designed for space applications. The Maestro processor, unlike the TILE64, has a floating point unit (FPU) in each core for improved floating point performance. The Maestro processor runs at 342 MHz clock frequency. On the Maestro processor, we implemented several widely used kernels: matrix multiplication, vector add, FIR filter, and FFT. We measured and analyzed the performance of these kernels. The achieved performance was up to 5.7 GFLOPS, and the speedup compared to single tile was up to 49 using 49 tiles.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementation of kernels on the Maestro processor


    Contributors:


    Publication date :

    2013-03-01


    Size :

    712453 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Implementation of FFT and CRBLASTER on the Maestro processor

    Suh, Jinwoo / Mighell, Kenneth J. / Kang, Dong-In et al. | IEEE | 2012


    FFTW and Complex Ambiguity Function performance on the Maestro processor

    Singh, K / Walters, J P / Hestness, J et al. | IEEE | 2011


    Software-based fault tolerance for the Maestro many-core processor

    Walters, John Paul / Kost, Robert / Singh, Karandeep et al. | IEEE | 2011


    Cilindro maestro

    RUOPP MICHAEL / NENNING BERND | European Patent Office | 2020

    Free access

    Der Maestro aus Modena - Carozzeria Barbi Maestro HDL

    Weber,A. / Carozzeria Barbi,Modena,IT | Automotive engineering | 2010