This paper describes a new memristor crossbar architecture that is proposed for use in a high density cache design. This design has less than 10% of the write energy consumption than a simple memristor crossbar. Also, it has up to 4 times the bit density of an STT-MRAM system and up to 11 times the bit density of an SRAM architecture. The proposed architecture is analyzed using a detailed SPICE analysis that accounts for the resistance of the wires in the memristor structure. Additionally, the memristor model used in this work has been matched to specific device characterization data to provide accurate results in terms of energy, area, and timing.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Hybrid crossbar architecture for a memristor based memory


    Contributors:


    Publication date :

    2014-06-01


    Size :

    818957 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Cognitive domain ontologies in a memristor crossbar architecture

    Yakopcic, Chris / Rahman, Nayim / Atahary, Tanvir et al. | IEEE | 2017


    Memristor crossbar based implementation of a multilayer perceptron

    Yakopcic, Chris / Taha, Tarek M. | IEEE | 2017



    Evaluation of Leakage Currents in Memristor Crossbar Arrays

    Kasongo, Muana / Ytterdal, Trond / Lee, John et al. | IEEE | 2023


    CROSSBAR

    DYATLOV VIKTOR IVANOVICH / KUKLIN VYACHESLAV ALEKSANDROVICH / LOZOVENKO SERGEJ NIKOLAEVICH et al. | European Patent Office | 2018

    Free access