Performance results are presented for the design and implementation of parallel pipelined space-time adaptive processing (STAP) algorithms on parallel computers. In particular, the issues involved in parallelization, our approach to parallelization, and performance results on an Intel Paragon are described. The process of developing software for such an application on parallel computers when latency and throughput are both considered together is discussed and tradeoffs considered with respect to inter and intratask communication and data redistribution are presented. The results show that not only scalable performance was achieved for individual component tasks of STAP but linear speedups were obtained for the integrated task performance, both for latency as well as throughput. Results are presented for up to 236 compute nodes (limited by the machine size available to us). Another interesting observation made from the implementation results is that performance improvement due to the assignment of additional processors to one task can improve the performance of other tasks without any increase in the number of processors assigned to them. Normally, this cannot be predicted by theoretical analysis.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Design, implementation and evaluation of parallel pipelined STAP on parallel computers


    Contributors:
    Choudhary, A. (author) / Wei-Keng Liao (author) / Weiner, D. (author) / Varshney, P. (author) / Linderman, R. (author) / Linderman, M. (author) / Brown, R. (author)


    Publication date :

    2000-04-01


    Size :

    2673388 byte




    Type of media :

    Article (Journal)


    Type of material :

    Electronic Resource


    Language :

    English




    Stap voor stap meer zitplaatsen

    Kreibich, Rolf; Nolte, Roland | IuD Bahn | 2000


    PHIST: a Pipelined, Hybrid-parallel Iterative Solver Toolkit

    Thies, Jonas / Röhrig-Zöllner, Melven / Overmars, Nigel et al. | German Aerospace Center (DLR) | 2020

    Free access

    Implementation of a 3D mixing layer code on parallel computers

    Roe, Kevin / Thakur, Rajeev / Dang, Thong et al. | AIAA | 1995


    OV-chipkaart komt stap voor stap dichterbij

    NS N.V. Nederlandse Spoorwegen Postfach P.O. Box 2025 NL - 3500 HA Utrecht | IuD Bahn | 2005