The advancement of complex on-board data-handling networks constitutes a need for high-speed data links. SpaceFibre has been developed with its quality of service (QoS), fault detection, isolation and recovery (FDIR) capabilities and high data rates (up to 6.25 Gbps per lane). In 2019 a common ECSS standard has been published, which describes the basis of the protocol and its physical layer. However, a compliance testing methodology has not been described yet. Thus, this paper intends to provide a set of hardware validation and simulation-based verification strategies for SerDes links that result in best practice design guidelines. The methodologies have been evaluated with simulations and hardware tests of a FPGA-based data processing board, supporting the SpaceFibre standard on both the backplane and the front-panel connectors.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Simulation and hardware validation of SerDes links for SpaceFibre


    Contributors:


    Publication date :

    2022-10-17


    Size :

    6236507 byte



    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Solutions for copper-based SpaceFibre links

    Hermant, Stephane / Kellett, Nigel | IEEE | 2014


    Design and implementation of test equipment for SpaceFibre links: SpaceFibre, short paper

    Davalle, Daniele / Leoni, Alessandro / Dello Sterpaio, Luca et al. | IEEE | 2016


    SpaceFibre multi-lane: SpaceFibre, long paper

    Florit, Albert Ferrer / Villafranca, Alberto Gonzalez / Parkes, Steve | IEEE | 2016


    SpaceFibre Port IP Core (GRSPFI): SpaceFibre, poster paper

    Siegle, Felix / Habinc, Sandi / Both, Johannes | IEEE | 2016


    SpaceFibre implementation, test and validation

    Parkes, Steve / McClements, Chris / McLaren, David et al. | IEEE | 2014