The Harbinger system is a PowerPC-based SCI multiprocessor system. In this multiprocessor, the non-uniform Memory Access (NUMA) paradigm results from a distributed shared memory system with several levels in the memory hierarchy. The development of the Harbinger system continues through a series of stages of both hardware and software design. The hardware development begins with a standard development system design and progresses from custom hardware with, initially, uniprocessor logic to, finally, multiprocessor shared memory logic. The software design progresses, first, from porting a commercial operating system to the standard development system to, later, our custom hardware SCI based shared-memory system.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    The Harbinger PowerPC-based SCI multiprocessor: an interim status report


    Contributors:
    Band, P.J. (author) / Lee, K.S. (author) / Davis, M.H. (author)


    Publication date :

    1997-01-01


    Size :

    720078 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    The Harbinger PowerPC-based SCI Multiprocessor

    Bond, P. / Davis, M. / Lee, K. et al. | British Library Conference Proceedings | 1997


    Interim Pier 400 Landfill Status Report

    Foxworthy, J. E. / McNeilan, T. W. / Alcorn, A. et al. | British Library Conference Proceedings | 1998


    Northern Railway: Harbinger of innovation

    Singh, R. K. | IuD Bahn | 2002


    Quo vadis PowerPC?

    British Library Online Contents | 2006