This paper describes 48 x 100 Mbit/s data link subsystem using a 6 x 1.1 Gbit/s arrayed optical transceiver module and 15-ns deskew function ICs. This link will be applied to the real world computing (RWC)-1, which is one of the massively parallel computer with 1,000-class processor elements.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    GByte-class skewless parallel-optical-data-link subsystem


    Contributors:
    Yoshikawa, T. (author) / Araki, S. (author) / Miyoshi, K. (author) / Henmi, N. (author) / Suemura, Y. (author) / Nagahori, T. (author) / Matsuoka, H. (author)


    Publication date :

    1996-01-01


    Size :

    174325 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    GByte-Class Skewless Parallel-Optical-Data-Link Subsystem

    IEEE; Lasers and Electro-Optics Society | British Library Conference Proceedings | 1996


    High Density Phase-Change Beyond 2.6 Gbyte

    IEEE; Lasers and Electro-Optics Society / Optical Society of America / SPIE- The International Society for Optical Engineering | British Library Conference Proceedings | 1997


    Die ersten 4 GByte DDR Speichermodule von Samsung

    Samsung,JP | Automotive engineering | 2003



    High density phase-change recording beyond 2.6 GByte

    Borg, H.J. / Duchateau, J.P.W.B. | IEEE | 1997