Video signal processing algorithms are characterized by high computational complexity and high memory throughput. Since the multicore architectures can provide high computational capacity and high throughput, they suit the video processing applications very well. However, it is very difficult to deal with the increasing design complexity and cost of the multicore system. For video processing application, a generic and flexible video processing multicore platform is essentially required to meet the varying requirements for a wide variety of video standards. In this paper, a novel flexible heterogeneous multicore architecture system is proposed. An MPEG4 simple profile decoder is implemented on the multicore architecture. The decoding performance demonstrates that the proposed architecture is substantially efficient for video processing applications and it is a generic and flexible media-processing design platform.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    An MPEG4 Simple Profile Decoder on a Novel Multicore Architecture


    Contributors:
    Liu, Qiang (author) / Chen, Jianwen (author) / Yang, Yudong (author)


    Publication date :

    2008-05-01


    Size :

    790003 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Multisensor Navigation Systems Multicore Architecture

    Bose, Sam C. / Thobe, Glenn E. | AIAA | 2019



    H.264/MPEG4-AVC Fidelity Range Extensions: Tools, Profiles, Performance, and Application areas

    Marpe, D. / Gordon, T. W. S. | British Library Conference Proceedings | 2005


    A Generic and Automatic Content-based Approach for Improved H.264/MPEG4-AVC Video Coding

    Ndjiki-Nya, P. / Hinz, T. / Smolic, A. et al. | British Library Conference Proceedings | 2005


    A generic and automatic content-based approach for improved H.264/MPEG4-AVC video coding

    Ndjiki-Nya, P. / Hinz, T. / Smolic, A. et al. | IEEE | 2005