Onboard error detection and correction (EDAC) devices aim to secure data transmitted between the central processing unit (CPU) of a satellite onboard computer (OBC) and its local memory. A follow-up is presented here of some low-complexity EDAC techniques for application in random access memories (RAMs) onboard the Algerian microsatellite Alsat-1. The application of a double-bit EDAC method is described and implemented in field programmable gate array (FPGA) technology. The performance of the implemented EDAC method is measured and compared with three different EDAC strategies, using the same FPGA technology. A statistical analysis of single-event upset (SEU) and multiple-bit upset (MBU) activity in commercial memories onboard Alsat-1 is given. A new architecture of an onboard EDAC device for future Earth observation small satellite missions in low Earth orbits (LEO) is described.
A Real Time EDAC System for Applications Onboard Earth Observation Small Satellites
IEEE Transactions on Aerospace and Electronic Systems ; 48 , 1 ; 648-657
2012-01-01
2299912 byte
Article (Journal)
Electronic Resource
English
EARTH OBSERVATION PAYLOAD FOR SMALL SATELLITES
TIBKAT | 2021
|EDAC events during the LADEE mission
IEEE | 2015
|Onboard Image Processing for Small Satellites
IEEE | 2018
|Flexbus - Small Satellites for Science & Earth Observation
British Library Conference Proceedings | 1999
|