A general solution to the synthesis of an optimum control that minimizes the acquisition time in type-II phase-lock loops is presented. The result is applied to a loop with a sinusoidal phase detector and to a loop with a multilinear phase detector.
A General Solution for the Shortest Acquisition Time in Type-II Phase-Lock Loops
IEEE Transactions on Aerospace and Electronic Systems ; AES-4 , 4 ; 639-640
1968-07-01
380287 byte
Article (Journal)
Electronic Resource
English
On the Acquisition Behavior of Binary Delay-Lock Loops
IEEE | 1975
|Characterizing the behavior of phase lock loops
NTRS | 1970
|Symposium on Phase Lock Loops and Applications
TIBKAT | 1980
|Predicting False Lock in Phase-Locked Loops
NTRS | 1987
|