This manuscript provides a novel method to improve occupied area, speed and power consumption of Infinite Impulse Response (IIR) decimation filter. The filter is design using proposed Merged Delay Transformed (MDT). First, mathematical calculation is performed and then applied effectively to first- and second-order IIR filters. The performance of the proposed design is compared with the exiting polyphase Finite Impulse Response (FIR) decimation filter and cascaded IIR decimation filter. The proposed method not only effective in term of reduction of area, power consumption, but also establishes better stability for coefficient quantization. Number of Multiplication involved in computing is reduced by 45.4% as compared to traditional IIR filters. The performance of the proposed method is checked through Matlab simulation and then implemented on FPGA Spartan-3 Kit using Xilinx tool.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    A power consumption and area improved design of IIR decimation filters via MDT


    Contributors:


    Publication date :

    2016-01-01


    Size :

    947630 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    An Efficient Method to Design Fractional Decimation System

    Nagrale, Naina Rao / Dolecek, Gordana Jovanovic / Carballido, Jorge Martinez | IEEE | 2007



    Sensitivity properties of a novel class of IIR decimation filters for lofargram analysis in passive sonar systems

    Goncalves, Marleusa C. / Petraglia, Antonio / Soares-Filho, William | IEEE | 2000



    Real time light-detection and ranging point decimation

    DROSDECK JONATHAN ANDREW | European Patent Office | 2024

    Free access