TRW has developed a single chip radiation hardened 32-bit RISC microprocessor, the RH32S. The RH32S is based on TRW's 5-chip version. It has over five million transistors and is implemented using 0.35 /spl mu/m SOI standard cell technology. The high-performance architecture provides greater than 40 million instructions per second (MIPS) at 50 MHz while only using six watts of power. The RH32S is ideal for space and airborne applications requiring data handling, real-time control, and on-board data analysis. It is currently being designed into multiple flight systems.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Radiation hardened 32-bit RISC microprocessor


    Contributors:
    Hwang, A.S. (author)


    Publication date :

    2000-01-01


    Size :

    803994 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Radiation Hardened 32-Bit RISC Microprocessor

    Hawang, A. S. / Institute of Electrical and Electronics Engineers | British Library Conference Proceedings | 2000


    Radiation Hardened Microprocessor for Small Payloads

    Shah, R. / United States; National Aeronautics and Space Administration | British Library Conference Proceedings | 1993


    Radiation Hardened, High Performance Risc Based Processor for Spaceflight Applications

    Topliffe, D. A. / International Astronautical Federation | British Library Conference Proceedings | 1994



    A Fault-tolerant RISC Microprocessor for Spacecraft Applications

    Timoc, Constantin / Benz, Harry | NTRS | 1990