Two Reed Solomon error correcting encoders are presented. Schematic driven layout tools were used to create the encoder layouts. Special consideration had to be given to the architecture and logic to provide scalability of the encoder designs. Knowledge gained from these projects was used to create a more flexible schematic driven layout system.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Schematic Driven Layout of Reed Solomon Encoders


    Contributors:
    K. Arave (author) / J. Canaris (author) / L. Miles (author) / S. Whitaker (author)

    Publication date :

    1992


    Size :

    7 pages


    Type of media :

    Report


    Type of material :

    No indication


    Language :

    English




    Design Primer for Reed-Solomon Encoders

    Perlman, M. / Lee, J. J. | NTRS | 1985



    Reed-Solomon Encoder

    Troung, T. K. / Reed, I. S. / Deutsch, L. J. et al. | NTRS | 1985


    VLSI Reed-Solomon Encoder

    Liu, K. Y. | NTRS | 1983


    Fast Reed-Solomon Decoder

    Liu, K. Y. | NTRS | 1986