Digital electronic network contains two data processors loosely coupled to each other and to four remote terminals via three MIL-STD-1553B data buses. Three-bus configuration provides redundancy for protection against failure of one of the processors and against failures of one or two buses. Triple-bus architecture used for fault tolerance in similar terrestrial digital electronic systems.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Redundant Buses For Loosely Coupled Dual Computers


    Contributors:

    Published in:

    Publication date :

    1994-08-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English





    LOOSELY-COUPLED LOCK-STEP CHAINING

    JOHNSON KERRY WAYNE / HOBBS CHRISTOPHER WILLIAM LEWIS / SHOOK PETER | European Patent Office | 2018

    Free access

    LOOSELY-COUPLED LOCK-STEP CHAINING

    JOHNSON KERRY WAYNE / HOBBS CHRISTOPHER WILLIAM LEWIS / SHOOK PETER | European Patent Office | 2025

    Free access

    DYNAMIC POWER DEMAND ALLOCATION ON REDUNDANT POWER BUSES

    TRAWICK DAVID R / LODER DAVID | European Patent Office | 2020

    Free access

    PARAMETER ESTIMATION OF LOOSELY COUPLED TRANSFORMER

    DADRAS SARA / MALEK HADI / ELSHAER MOHAMED et al. | European Patent Office | 2017

    Free access