The charge transfer efficiency improvement method is proposed by optimizing the electrical potential distribution along the transfer path from the PPD to the FD. In this work, we present a non-uniform doped transfer transistor channel, with the adjustments to the overlap length between the CPIA layer and the transfer gate, and the overlap length between the SEN layer and transfer gate. Theory analysis and TCAD simulation results show that the density of the residual charge reduces from 1e11 /cm3to 1e9 /cm3, and the transfer time reduces from 500 ns to 143 ns, and the charge transfer efficiency is about 77e-/ns. This optimizing design effectively improves the charge transfer efficiency of 4T pixel and the performance of 4T high speed CMOS image sensor.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Charge transfer efficiency improvement of 4T pixel for high speed CMOS image sensor


    Contributors:
    Jin, Xiangliang (author) / Liu, Weihui (author) / Yang, Hongjiao (author) / Tang, Lizhen (author) / Yang, Jia (author)

    Conference:

    Selected Papers from Conferences of the Photoelectronic Technology Committee of the Chinese Society of Astronautics 2014, Part I ; 2014 ; China,China


    Published in:

    Publication date :

    2015-03-04





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English





    Noise analysis for high speed CMOS image sensor

    Guo, Zhi-qiang / Liu, Li-yuan / Liu, Jian et al. | SPIE | 2015


    CMOS Active-Pixel Image Sensor With Simple Floating Gates

    Fossum, Eric R. / Nakamura, Junichi / Kemeny, Sabrina E. | NTRS | 1996