The charge transfer efficiency improvement method is proposed by optimizing the electrical potential distribution along the transfer path from the PPD to the FD. In this work, we present a non-uniform doped transfer transistor channel, with the adjustments to the overlap length between the CPIA layer and the transfer gate, and the overlap length between the SEN layer and transfer gate. Theory analysis and TCAD simulation results show that the density of the residual charge reduces from 1e11 /cm3to 1e9 /cm3, and the transfer time reduces from 500 ns to 143 ns, and the charge transfer efficiency is about 77e-/ns. This optimizing design effectively improves the charge transfer efficiency of 4T pixel and the performance of 4T high speed CMOS image sensor.
Charge transfer efficiency improvement of 4T pixel for high speed CMOS image sensor
Selected Papers from Conferences of the Photoelectronic Technology Committee of the Chinese Society of Astronautics 2014, Part I ; 2014 ; China,China
Proc. SPIE ; 9521
2015-03-04
Conference paper
Electronic Resource
English
Charge transfer efficiency improvement of 4T pixel for high speed CMOS image sensor [9521-12]
British Library Conference Proceedings | 2015
CMOS Active-Pixel Image Sensor Containing Pinned Photodiodes
Online Contents | 1996
Noise analysis for high speed CMOS image sensor
SPIE | 2015
|CMOS Active-Pixel Image Sensor With Intensity-Driven Readout
Online Contents | 1996