Currently, the design of embedded signal processing system is often based on a specific application, but this idea is not conducive to the rapid development of signal processing technology. In this paper, a parallel processing model architecture based on multi-core DSP platform is designed, and it is mainly suitable for the complex algorithms which are composed of different modules. This model combines the ideas of multi-level pipeline parallelism and message passing, and summarizes the advantages of the mainstream model of multi-core DSP (the Master-Slave model and the Data Flow model), so that it has better performance. This paper uses three-dimensional image generation algorithm to validate the efficiency of the proposed model by comparing with the effectiveness of the Master-Slave and the Data Flow model.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    The design of multi-core DSP parallel model based on message passing and multi-level pipeline


    Contributors:
    Niu, Jingyu (author) / Hu, Jian (author) / He, Wenjing (author) / Meng, Fanrong (author) / Li, Chuanrong (author)

    Conference:

    AOPC 2017: Space Optics and Earth Imaging and Space Navigation ; 2017 ; Beijing,China


    Published in:

    Proc. SPIE ; 10463 ; 104630O


    Publication date :

    2017-10-24





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Pipeline Implementation of Cellular Automata for Structural Design on Message-Passing Multiprocessors

    Adams, David / Setoodeh, Shahriar / Watson, Layne et al. | AIAA | 2004


    Multi-Stage Message Passing Algorithm for SCMA Downlink Receiver

    Zhang, Han / Han, Shuai / Meng, Wei-Xiao | IEEE | 2016


    Detection of Generalized Media-Based Modulation Signals Using Multi-Layered Message Passing

    K., Manu Krishnan / Jacob, Swaroop / Chockalingam, A. | IEEE | 2018


    A Message Passing Implementation of a New Parallel Arrangement Algorithm

    Ezequiel Herruzo / Juan José Cruz / José Ignacio Benavides et al. | BASE | 2008

    Free access