This paper presents a flexible architecture for a GPS receiver using Partial Reconfiguration (PR) on a System on Chip (SoC) device consisting on an FPGA and two ARM cores. With built-in error-correction techniques offered by modern SOCs, this device meets the requirements of a Brazilian nanosatellite for CONASAT constellation. This receiver benefits from PR, thereby increasing system performance, hardware sharing, and power consumption optimization, among others. Additionally, all the advantages favor in-orbit reconfiguration. The proposed architecture, as requested, uses COTS components.
Brazilian Nano-satellite with Reconfigurable SOC GNSS Receiver Tracking Capability
FPGAs and Parallel Architectures for Aerospace Applications ; Chapter : 2 ; 21-32
2016-01-01
12 pages
Article/Chapter (Book)
Electronic Resource
English
Stability Criteria for GNSS Receiver Tracking Loops
British Library Online Contents | 2014
|Reconfigurable Quad-Channel GNSS RF Receiver for High-Precision Positioning and Orientation
Springer Verlag | 2022
|NTRS | 2021
|