This paper presents a flexible architecture for a GPS receiver using Partial Reconfiguration (PR) on a System on Chip (SoC) device consisting on an FPGA and two ARM cores. With built-in error-correction techniques offered by modern SOCs, this device meets the requirements of a Brazilian nanosatellite for CONASAT constellation. This receiver benefits from PR, thereby increasing system performance, hardware sharing, and power consumption optimization, among others. Additionally, all the advantages favor in-orbit reconfiguration. The proposed architecture, as requested, uses COTS components.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Brazilian Nano-satellite with Reconfigurable SOC GNSS Receiver Tracking Capability




    Publication date :

    2016-01-01


    Size :

    12 pages




    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    Stability Criteria for GNSS Receiver Tracking Loops

    Ward, P. W. / Fuchser, T. D. | British Library Online Contents | 2014



    Reconfigurable Quad-Channel GNSS RF Receiver for High-Precision Positioning and Orientation

    Wang, Riyan / Li, Bin / Zhang, Fangfang et al. | Springer Verlag | 2022


    Reconfigurable Quad-Channel GNSS RF Receiver for High-Precision Positioning and Orientation

    Wang, Riyan / Li, Bin / Zhang, Fangfang et al. | TIBKAT | 2022


    Lunar Multi-GNSS Receiver

    Munther Hassouneh | NTRS | 2021