A built-in-test (BIT) strategy is developed, aided by the reliability models of MIL-HDBK-217E. This development results in the consideration of device and system failure rate distributions along with system application and environment in deciding where and what type of BIT to implement. In particular, it is shown that failures of electronic circuits can be attributed to both gate- and package-related failures and that the BIT strategy must take this failure distribution into account. A typical line-replaceable module, representative of that being designed for next-generation military fighter aircraft, is analyzed to develop a BIT implementation which detects a high percentage of the expected failure of the module.
Built-in test strategy for next generation military avionic hardware
Strategie der eingebauten Pruefeinrichtungen fuer die naechste Generation der militaerischen Avionik-Hardware
1988
7 Seiten, 11 Quellen
Conference paper
English
Trustable computing in next-generation avionic architectures
Tema Archive | 1992
|A Bayesian Analysis of Avionic Subsystem Built-in Test
IEEE | 1971
|Overview of military avionic requirements
British Library Conference Proceedings | 1992
|Cooling of Military Avionic Equipment
SAE Technical Papers | 2015
Evaluation of Next Generation Avionic Fibre Optic Cables
IEEE | 2006
|