Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Design of a Parallel VLSI Processor for Road Extraction Based on Logic-in-Memory Architecture


    Contributors:
    Kudoh, T. (author) / Hanyu, T. (author) / Kameyama, M. (author)


    Publication date :

    2000-01-01


    Size :

    10 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    Unknown


    Classification :

    DDC:    629.8



    Digital Control Parallel VLSI Processor

    Kameyama, M. | British Library Online Contents | 1995


    Parallel VLSI Architecture

    Truong, T. K. / Reed, I. / Yeh, C. et al. | NTRS | 1985



    2-D parallel memory architecture for video processor

    Di, Z. / Gongxun, S. | British Library Online Contents | 2008


    Optimal Design of a VLSI Processor with Spatially and Temporally Parallel Structure

    Kameyama, M. / Sasaki, M. | British Library Online Contents | 1996