2-D parallel memory architecture for video processor
JOURNAL- BEIJING UNIVERSITY OF AERONAUTICS AND ASTRONAUTICS ; 34 , 10 ; 1177-1181
2008-01-01
5 pages
Article (Journal)
Unknown
DDC: | 629.4 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Design of a Parallel VLSI Processor for Road Extraction Based on Logic-in-Memory Architecture
British Library Online Contents | 2000
|A Programmable Parallel Processor LSI for Video-Based Driver Assistance Systems
British Library Conference Proceedings | 2003
|Hypercluster Parallel Processor
NTRS | 1992
|