Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Highly Efficient and Parallel VLSI Architecture Design for JPEG2000 of 2D-DWT


    Contributors:
    Xuguang, L. (author) / Nanning, Z. (author) / Yong, W. (author)

    Published in:

    Publication date :

    2004-01-01


    Size :

    5 pages



    Type of media :

    Article (Journal)


    Type of material :

    Print


    Language :

    Unknown


    Classification :

    DDC:    500




    Analysis and High Performance Parallel Architecture Design for EBCOT in JPEG2000

    Zhang, Y.-Z. / Xu, C. | British Library Conference Proceedings | 2005


    Parallel VLSI Architecture

    Truong, T. K. / Reed, I. / Yeh, C. et al. | NTRS | 1985


    Design of High Efficient JPEG2000 Bit-Plane Encoder

    Yong, W. / Nanning, Z. / Kuizhi, M. | British Library Online Contents | 2005


    Novel architecture for the JPEG2000 block coder

    Freeman, D. / Knowles, G. | British Library Online Contents | 2004