The wide bandgap devices have brought new opportunities for motor drives. With higher switching frequency, the common-mode voltage (CMV) issue wm be worse due to high dv/dt. The balanced inverter is a cost-effective solution to the CMV issue. The balanced inverter is proposed recently, but the impact of power-loop stray inductance for the printed circuit board has not been explored. In order to provide crucial information for layout optimization, this paper investigates the effects of stray inductance in the power loop on the balanced inverter for high voltage high power applications. Simulation has been conducted under four scenarios, and results have been presented.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Study of Performance of Balanced Inverter under Influence of Power Loop Stray Inductance


    Contributors:


    Publication date :

    2020-06-01


    Size :

    381339 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Integrated Busbar Design for Stray Inductance and Volume Reduction in a High-Power SiC Traction Inverter

    Wang, Yicheng / Mistry, Jigar / Azer, Peter et al. | British Library Conference Proceedings | 2021


    Integrated Busbar Design for Stray Inductance and Volume Reduction in a High-Power SiC Traction Inverter

    Bilgin, Berker / Mistry, Jigar / Azer, Peter et al. | SAE Technical Papers | 2021


    HIGH DENSITY LOW INDUCTANCE POWER INVERTER

    ST-JACQUES BENOIT BLANCHARD | European Patent Office | 2021

    Free access


    Limiting the overshoot on IGBT during turn-OFF using stray inductance

    Cyr, J.M. / El-Yacoubi, M. / Amar, M. | Tema Archive | 2011