This paper presents the latest functional safety innovations at the power management level of a System Basis Chip (SBC), from the development phase to system design, underscoring the link to reliability and how to enable hardware that is safety ready. The presentation will also demonstrate how using architecture developed for Automotive Safety Integrity Level (ASIL) can help improve the functional robustness of an embedded system with a destructive test performed on the Integrated Circuit (IC) The experimental results show the robustness of the safety architecture and how the safe state is activated in case of destruction by an Electrical Over Stress (EOS).


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Fail silent and robust power management architectures to enable autonomous driving embedded systems


    Contributors:
    Lopez, D. (author) / Clairet, M. (author)


    Publication date :

    2016-11-01


    Size :

    608529 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Semiconductors enable autonomous driving

    Ploss,R. / Infineon Technologies,DE | Automotive engineering | 2016



    FAIL SAFE OPERATIONAL STEERING SYSTEM FOR AUTONOMOUS DRIVING

    European Patent Office | 2017

    Free access

    FAIL-SAFE HANDLING SYSTEM FOR AUTONOMOUS DRIVING VEHICLE

    GONG GUOHAO / ZHU FAN / WANG YUE et al. | European Patent Office | 2021

    Free access

    Designing Fail-Safe Architectures for Aircraft Electrical Power Systems

    Menu, Jonathan / Nicolai, Mike / Zeller, Marc | AIAA | 2018