This paper presents the latest functional safety innovations at the power management level of a System Basis Chip (SBC), from the development phase to system design, underscoring the link to reliability and how to enable hardware that is safety ready. The presentation will also demonstrate how using architecture developed for Automotive Safety Integrity Level (ASIL) can help improve the functional robustness of an embedded system with a destructive test performed on the Integrated Circuit (IC) The experimental results show the robustness of the safety architecture and how the safe state is activated in case of destruction by an Electrical Over Stress (EOS).


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Fail silent and robust power management architectures to enable autonomous driving embedded systems


    Beteiligte:
    Lopez, D. (Autor:in) / Clairet, M. (Autor:in)


    Erscheinungsdatum :

    01.11.2016


    Format / Umfang :

    608529 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Semiconductors enable autonomous driving

    Ploss,R. / Infineon Technologies,DE | Kraftfahrwesen | 2016



    FAIL SAFE OPERATIONAL STEERING SYSTEM FOR AUTONOMOUS DRIVING

    Europäisches Patentamt | 2017

    Freier Zugriff

    FAIL-SAFE HANDLING SYSTEM FOR AUTONOMOUS DRIVING VEHICLE

    GONG GUOHAO / ZHU FAN / WANG YUE et al. | Europäisches Patentamt | 2021

    Freier Zugriff

    Designing Fail-Safe Architectures for Aircraft Electrical Power Systems

    Menu, Jonathan / Nicolai, Mike / Zeller, Marc | AIAA | 2018