The authors report on the concepts and technologies required to develop, integrate, and test the Pave Pillar architecture in an avionics system. Hardware and software issues relating to multiprocessing, multitasking, and real-time reconfiguration are discussed. The issues involved in developing and integrating the VHSIC avionic modular processors (VAMPs), high-speed data bus networks, and Ada software are examined. An avionic hot bench simulation was integrated to provide a closed-loop real-time test set-up called the integrated testbed (ITB) facility. The configuration and test setup for the common avionics modules were selected to provide a realistic environment and to be as close to the defined Pave Pillar architecture as possible.<>
Pave Pillar in-house research final report
1992-01-01
794605 byte
Conference paper
Electronic Resource
English
Pave Pillar in-house research (avionics)
Tema Archive | 1990
|Advanced Avionics Architecture PAVE PILLAR
NTIS | 1988
|Architecture Specification for PAVE PILLAR Avionics
NTIS | 1987
|Pave Pillar avionics designed for dependability
Tema Archive | 1986
|High Speed Bus for Pave Pillar Applications
SAE Technical Papers | 1986
|