The authors report on the concepts and technologies required to develop, integrate, and test the Pave Pillar architecture in an avionics system. Hardware and software issues relating to multiprocessing, multitasking, and real-time reconfiguration are discussed. The issues involved in developing and integrating the VHSIC avionic modular processors (VAMPs), high-speed data bus networks, and Ada software are examined. An avionic hot bench simulation was integrated to provide a closed-loop real-time test set-up called the integrated testbed (ITB) facility. The configuration and test setup for the common avionics modules were selected to provide a realistic environment and to be as close to the defined Pave Pillar architecture as possible.<>


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Pave Pillar in-house research final report


    Beteiligte:
    Blair, J.L. (Autor:in) / Powers, P. (Autor:in)


    Erscheinungsdatum :

    01.01.1992


    Format / Umfang :

    794605 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Pave Pillar in-house research (avionics)

    Blair, J.L. | Tema Archiv | 1990



    Pave Pillar avionics designed for dependability

    Ostgaard, J.C. / Szkody, R. | Tema Archiv | 1986


    Architecture Specification for PAVE PILLAR Avionics

    J. Ostgaard / R. Szkody / S. Benning et al. | NTIS | 1987


    High Speed Bus for Pave Pillar Applications

    Ludvigson, M. T. / Goldman, P. C. | SAE Technical Papers | 1986