In this paper we describe our software-based fault tolerance strategies for PowerPC devices embedded within Xilinx Virtex 4 FX60 FPGAs. Traditional FPGA fault tolerance techniques, such as scrubbing and TMR, cannot be applied to the embedded PowerPC. Our work targets scientific applications operating on space-based FPGA architectures consisting of an FPGA and a radiation-hardened controller. We use heartbeat monitoring, control flow assertions, and checkpoint/rollback to achieve high performance and low overhead fault tolerance. Our initial results show we are able to add our fault tolerance strategies with only 2% application overhead while recovering from 94% of the faults injected during testing.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Software fault tolerance methodology and testing for the embedded PowerPC


    Contributors:

    Published in:

    Publication date :

    2011-03-01


    Size :

    302388 byte





    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    Quo vadis PowerPC?

    British Library Online Contents | 2006



    Quad processor PowerPC board

    Emerald Group Publishing | 1999


    Automating software fault tolerance

    WILD, CHRISTIAN | AIAA | 1987