In this paper we describe our software-based fault tolerance strategies for PowerPC devices embedded within Xilinx Virtex 4 FX60 FPGAs. Traditional FPGA fault tolerance techniques, such as scrubbing and TMR, cannot be applied to the embedded PowerPC. Our work targets scientific applications operating on space-based FPGA architectures consisting of an FPGA and a radiation-hardened controller. We use heartbeat monitoring, control flow assertions, and checkpoint/rollback to achieve high performance and low overhead fault tolerance. Our initial results show we are able to add our fault tolerance strategies with only 2% application overhead while recovering from 94% of the faults injected during testing.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Software fault tolerance methodology and testing for the embedded PowerPC


    Beteiligte:

    Erschienen in:

    Erscheinungsdatum :

    01.03.2011


    Format / Umfang :

    302388 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    Quo vadis PowerPC?

    British Library Online Contents | 2006



    Quad processor PowerPC board

    Emerald Group Publishing | 1999


    Automating software fault tolerance

    WILD, CHRISTIAN | AIAA | 1987