A Content Addressable Memory compares input search data with the stored data and hence match data address is returned. In CAM the user provides the data and gets the address of matched data. CAMs are consisting of conventional semiconductor memory with extra comparison circuitry that enables search operation. Parallel search scheme in CAM enables high speed applications but the major challenge is high power-consumption, to overcome this drawback now a days FinFET technology is used. In the existing NAND and NOR CAM cells there is a problem of continuously pre-charging of match lines which consumes more power that can be avoided by pre-charge free logics to drive a match line. The paper presents 16 x 16 CAM arrays using pre-charge free (PF) logic and optimized MLSA design to sense matched data are built using FinFET 18nm technology. Compared to conventional CAM, proposed PF CAMs improves the performance, reduces the power and energy consumptions greatly.
Low Power Self-Controlled Pre-Charge Free Content Addressable Memory
2019-06-01
1282974 byte
Conference paper
Electronic Resource
English
Content Addressable Memory System Concepts
IEEE | 1965
|Compressed Quadtree with Content-Addressable Memory
British Library Conference Proceedings | 1994
|Content addressable memory for electronic warfare sensor signature identification
Tema Archive | 1990
|Canonical Quaternary Arithmetic Based on Optical Content-Addressable Memory (CAM)
British Library Conference Proceedings | 1996
|Holographic content-addressable data storage
IEEE | 2004
|