In this paper, Content Addressable Memory (CAM) is proposed to reduce or eliminate the pattern identification bottleneck in current EW systems. CAM may be used to perform all or part of this identification function in, parallel across all known patterns in a pulse data buffer, within a few machine cycles. Initial analysis using CAM in the Pattern/Bit-Byte Recognition operations of the processing has identified a possible 4 to 1 gain in processing response for this function under current data set characteristics. Note that this gain is realized when CAM is used for partial identification. A possible 8 to 1 gain in processing may be achieved when total identification is performed by the CAM device. The expected increase in size and complexity of future systems tends to improve the advantages of systems which use CAM technology.
Content addressable memory for electronic warfare sensor signature identification
Inhaltsadressierbarer Speicher für die Sensorsignaturidentifizierung bei der elektronischen Kampfführung
1990
5 Seiten, 3 Bilder, 12 Quellen
Conference paper
English
Content Addressable Memory System Concepts
IEEE | 1965
|Compressed quadtree with content-addressable memory
IEEE | 1994
|Compressed Quadtree with Content-Addressable Memory
British Library Conference Proceedings | 1994
|Canonical Quaternary Arithmetic Based on Optical Content-Addressable Memory (CAM)
British Library Conference Proceedings | 1996
|