The Maestro 49-tile Radiation-Hard-by-Design chip was developed to demonstrate the application of space-qualified, multicore hardware. We have investigated the implementation of a single precision floating-point pipeline FFT to be used as part of a Software Defined Radio (SDR) application. The details of the software architecture that can adapt to the use of different numbers of tiles and the performance of the N-point FFTs for N = 128, 512, 1024, and 2048 are described. The maximum throughput achieved for a 2048-point FFT is 27 million samples per second when 20 of the 49 available tiles are used for separate FFT blocks, one tile is used for input data distribution, and one tile is used for output data collection. We also report on the performance of the SDR based upon the FFT experiments.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Implementing a Software Defined Radio using the Maestro 49-tile processor


    Contributors:


    Publication date :

    2015-03-01


    Size :

    2289192 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Software-based fault tolerance for the Maestro many-core processor

    Walters, John Paul / Kost, Robert / Singh, Karandeep et al. | IEEE | 2011


    Implementation of kernels on the Maestro processor

    Suh, Jinwoo / Kang, Dong In D. / Crago, Stephen P. | IEEE | 2013


    Implementation of FFT and CRBLASTER on the Maestro processor

    Suh, Jinwoo / Mighell, Kenneth J. / Kang, Dong-In et al. | IEEE | 2012


    FFTW and Complex Ambiguity Function performance on the Maestro processor

    Singh, K / Walters, J P / Hestness, J et al. | IEEE | 2011


    Cilindro maestro

    RUOPP MICHAEL / NENNING BERND | European Patent Office | 2020

    Free access