Teledyne Systems has actively pursued the development and introduction of a consistent multilevel digital avionic system hardware design for test (DFT) methodology. This methodology is an evolution of standard logic functions, design rules, techniques, and electronic computer aided design (ECAD) tools, which have been successfully employed on two generations of advanced digital avionic computer systems to address testability at three organizational levels: component, module, and online built-in-self-test (BIST). The benefits are reduced manpower requirements, shorter and more predictable development cycles for larger design, higher levels of quality assurance, and improved maintainability of fielded products.<>


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Testability considerations in high-performance avionics processors


    Contributors:
    Loo, T. (author)


    Publication date :

    1992-01-01


    Size :

    554080 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English



    Testability Considerations in High-Performance Avionics Processors

    Loo, T. / IEEE / AIAA | British Library Conference Proceedings | 1992


    Testability management for digital avionics

    Keiner, W.L. | Tema Archive | 1986


    Avionics hardware design for testability

    FERRELL, B. / OVER, S. | AIAA | 1984


    Measuring the performance of avionics processors

    Blake, R.G. | Tema Archive | 1977


    Design for testability for future digital avionics systems

    Subramanyam, V.R. / Stine, L.R. | Tema Archive | 1986