High dv/dt and di/dt pose new challenges to the gate driver design of Silicon Carbide (SiC) power devices. High voltage insulation and electromagnetic inference (EMI) design considerations related to the gate driver designs must be well thought-out in order to ensure the safety and proper functionality of the gate driver power supply. This paper presents an analysis of the common-mode (CM) propagation paths within the gate driver power supply. The parasitic impedances subject to CM current in a half-bridge topology gate driver architecture are analyzed and an equivalent circuit model is developed. In addition, several mitigation approaches, including common-mode choke, balancing, and serial connection of power supplies to minimize the CM current. These techniques used in this gate driver architecture are validated analytically as well as through simulation.


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Analysis and Mitigation of Common Mode Current in SiC MOSFET Gate Driver Power Supply


    Contributors:
    Gill, Lee (author) / Ikari, Takayuki (author)


    Publication date :

    2018-11-01


    Size :

    877221 byte




    Type of media :

    Conference paper


    Type of material :

    Electronic Resource


    Language :

    English




    A high-power-density, high-speed gate driver for a 10 kV SiC MOSFET module

    DiMarino, C. / Wang, J. / Burgos, R. et al. | IEEE | 2017


    DUAL SUPPLY LOW-SIDE GATE DRIVER

    HASHIM AHMED ESSAM | European Patent Office | 2024

    Free access

    DUAL SUPPLY LOW-SIDE GATE DRIVER

    HASHIM AHMED | European Patent Office | 2020

    Free access

    SINGLE SUPPLY HYBRID DRIVE RESONANT GATE DRIVER

    YANG SHUITAO / ZHOU YAN / CHEN LIHUA et al. | European Patent Office | 2018

    Free access