High dv/dt and di/dt pose new challenges to the gate driver design of Silicon Carbide (SiC) power devices. High voltage insulation and electromagnetic inference (EMI) design considerations related to the gate driver designs must be well thought-out in order to ensure the safety and proper functionality of the gate driver power supply. This paper presents an analysis of the common-mode (CM) propagation paths within the gate driver power supply. The parasitic impedances subject to CM current in a half-bridge topology gate driver architecture are analyzed and an equivalent circuit model is developed. In addition, several mitigation approaches, including common-mode choke, balancing, and serial connection of power supplies to minimize the CM current. These techniques used in this gate driver architecture are validated analytically as well as through simulation.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Analysis and Mitigation of Common Mode Current in SiC MOSFET Gate Driver Power Supply


    Beteiligte:
    Gill, Lee (Autor:in) / Ikari, Takayuki (Autor:in)


    Erscheinungsdatum :

    01.11.2018


    Format / Umfang :

    877221 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    DUAL SUPPLY LOW-SIDE GATE DRIVER

    HASHIM AHMED ESSAM | Europäisches Patentamt | 2024

    Freier Zugriff

    DUAL SUPPLY LOW-SIDE GATE DRIVER

    HASHIM AHMED | Europäisches Patentamt | 2020

    Freier Zugriff

    A high-power-density, high-speed gate driver for a 10 kV SiC MOSFET module

    DiMarino, C. / Wang, J. / Burgos, R. et al. | IEEE | 2017


    SINGLE SUPPLY HYBRID DRIVE RESONANT GATE DRIVER

    YANG SHUITAO / ZHOU YAN / CHEN LIHUA et al. | Europäisches Patentamt | 2018

    Freier Zugriff