Arithmetic technique facilitates high-speed rounding of 2's complement binary data. Conventional rounding of 2's complement numbers presents problems in high-speed digital circuits. Proposed technique consists of truncating K + 1 bits then attaching bit in least significant position. Mean output error is zero, eliminating introducing voltage offset at input.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Rounding Technique for High-Speed Digital Signal Processing


    Contributors:

    Published in:

    Publication date :

    1983-08-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English





    ROUNDING OF DROP-STITCH ELEMENTS

    PRADE ERNSTFRIED | European Patent Office | 2021

    Free access


    ROUNDING OF DROP-STITCH ELEMENTS

    PRADE ERNSTFRIED / WEINBERGER DANIEL | European Patent Office | 2021

    Free access

    The Distribution of Rounding Error

    R. C. Adams | NTIS | 1970