Advanced design for digital phase-lock loop (DPLL) allows loop gains higher than those used in other designs. Divided into two major components: counterrotation processor and tracking processor. Notable features include use of both phase and rate-of-change-of-phase feedback instead of frequency feedback alone, normalized sine phase extractor, improved method for extracting measured phase, and improved method for "compressing" output rate.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Digital Phase-Locked Loop With Phase And Frequency Feedback


    Contributors:

    Published in:

    Publication date :

    1991-11-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    All digital phase-locked loop

    Jurgo, Marijan | BASE | 2013

    Free access

    Constant-Frequency Pulsed Phase-Locked-Loop Measuring Device

    Yost, William T. / Cantrell, John H. / Kushnick, Peter W. | NTRS | 1992



    Frequency Tracking Characteristics of Split-Loop Phase-Locked Receivers

    Marougi, Salam D. / Easa, Abd-alkareem M. | IEEE | 1986


    The design of an all digital phase-locked loop

    Melester,M.T. / Electrospace Systems,Signa Processing Division,Richardson,Texas,US | Automotive engineering | 1988