Systems and methods are described for arbitrating access of a communication bus. In one embodiment, a method includes performing steps on one or more processors. The steps include: receiving an access request from a device of the communication bus; evaluating a bus schedule to determine an importance of the device based on the access request; and selectively granting access of the communication bus to the device based on the importance of the device.
Scheduled Peripheral Component Interconnect Arbiter
2015-02-10
Miscellaneous
No indication
English
Are Scheduled Component Overhauls Necessary?
SAE Technical Papers | 1964
|Are scheduled component overhauls necessary
Engineering Index Backfile | 1964
|Loongson-based CPCI (Compact Peripheral Component Interconnect) domestic vehicle-mounted computer
European Patent Office | 2023
|Product Planning - Arbiter for the Customer
SAE Technical Papers | 1964
|