Error Detection and Correction (EDAC) codes have been widely used for protecting memories from single event upsets (SEU), which occur in environments with high levels of radiation or in deep submicron manufacturing technologies. This paper presents a novel synthesis algorithm that provides area-efficient implementations of EDAC functions on FPGAs, where resource utilization usually needs to be kept to a minimum in order to embrace more logic in a single die. The algorithm under consideration has been tested selecting two models of radiation-hardened FPGAs: one from the RT ProASIC3 series (flash-based) and another one from the RTAX-S series (antifuse-based). The results show that, when compared to the commercial synthesis tool provided by the vendor of the selected FPGA models, the proposed algorithm reduces number of used combinational cells up to a 23.5 %, while providing generally better timing performances (up to 23.6 % faster maximum path delays for the post-place and route implementations).


    Access

    Check access

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    Improving the Implementation of EDAC Functions in Radiation-Hardened FPGAs




    Publication date :

    2016-01-01


    Size :

    12 pages




    Type of media :

    Article/Chapter (Book)


    Type of material :

    Electronic Resource


    Language :

    English




    Design and analysis of efficient synthesis algorithms for EDAC functions in FPGAs

    Colodro-Conde, Carlos / Toledo-Moreo, Rafael | IEEE | 2015


    EDAC events during the LADEE mission

    Limes, Greg / Christa, Scott / Pires, Craig et al. | IEEE | 2015



    Comparison of EDAC schemes for DDR memory in space applications

    Ahmad, Sadia / Zahra, Minahil / Farooq, Salma Zainab et al. | IEEE | 2013


    7.0204 FPGA CCSDS Command Decoder with BCH EDAC and Level-0 Command Execution

    Institute of Electrical and Electronics Engineers | British Library Conference Proceedings | 2002