FPGA Implementation of Cascade Correction for RS, Interleaved and Convolutional Codes
INFORMATION AND CONTROL -SHENYANG- ; 36 , 6 ; 772-776
01.01.2007
5 pages
Aufsatz (Zeitschrift)
Unbekannt
DDC: | 629.8 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
NTRS | 1977
|Interleaved CRC for Polar Codes
IEEE | 2018
|Simplified Decoding of Convolutional Codes
NTRS | 1986
|