Design of Optimal Fault-Tolerant VLSI Systolic Array
INTERNATIONAL JOURNAL OF COMPUTERS AND THEIR APPLICATIONS ; 17 , 2 ; 102-107
01.01.2010
6 pages
Aufsatz (Zeitschrift)
Englisch
DDC: | 004 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Approaches to fault tolerant design for the VLSI age
Tema Archiv | 1979
|Systolic VLSI Reed-Solomon Decoder
NTRS | 1986
|Self Fault-tolerant Reconfigurable Array
British Library Online Contents | 2010
|Practical Issues in Implementing Roving Spares in VLSI Systolic Arrays
British Library Conference Proceedings | 1993
|Systolic Array for Binary Multiplier
British Library Conference Proceedings | 1994
|