In this paper, an Infinite Impulse Response (IIR) filter has been designed and simulated on an Field Programmable Gate Arrays (FPGA). The implementation is based on Multiply Add and Accumulate (MAC) algorithm which uses multiply operations for design implementation. Parallel Pipelined structure is used to implement the proposed IIR Filter taking optimal advantage of the look up table of target device. The designed filter has been synthesized on Digital Signal Processor (DSP) slice based FPGA to perform multiplier function of MAC unit. The DSP slices are useful to enhance the speed performance. The proposed design is simulated with Matlab, synthesized with Xilinx Synthesis Tool, and implemented on FPGA devices. The Virtex 5 FPGA based design can operate at an estimated frequency of 81.5 MHz as compared to 40.5 MHz in case of Spartan 3 ADSP based design. The Virtex 5 based implementation also consumes less slices and slice flip flops of target FPGA in comparison to Spartan 3 ADSP based implementation to provide cost effective solution for signal processing applications.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Field Programmable Gate Array Based Infinite Impulse Response Filter Using Multipliers


    Beteiligte:
    Rajesh Mehra (Autor:in) / Bharti Thakur (Autor:in)

    Erscheinungsdatum :

    03.11.2015


    Anmerkungen:

    oai:zenodo.org:1110814



    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Klassifikation :

    DDC:    629




    Field programmable gate array

    SAKATA TERUAKI / YAMADA TSUTOMU | Europäisches Patentamt | 2019

    Freier Zugriff

    FIELD-PROGRAMMABLE GATE ARRAY

    SAKATA TERUAKI / YAMADA TSUTOMU | Europäisches Patentamt | 2016

    Freier Zugriff

    Field Programmable Gate Array Based Reconfigurable Preprocessor

    Box, B. / IEEE; Dayton Section / IEEE; Aerospace and Electronics Systems Society | British Library Conference Proceedings | 1994


    Second-Order Adaptive Infinite Impulse Response Filter

    N. Ahmed / D. Hush / G. R. Elliott et al. | NTIS | 1983


    Field Programmable Gate Array-Based Attitude Stabilization

    Stepaniak, Michael J. / de Haag, Maarten Uijt / van Graas, Frank | AIAA | 2009